# X20(c)AI4632

## **1** General information

The module is equipped with 4 inputs with 16-bit digital converter resolution. It is possible to select between the current and voltage signal using different terminals.

- 4 analog inputs
- Either current or voltage signal possible
- 16-bit digital converter resolution
- · Simultaneous input conversion
- Very fast conversion time

## 1.1 Coated modules

Coated modules are X20 modules with a protective coating for the electronics component. This coating protects X20c modules from condensation and corrosive gases.

The modules' electronics are fully compatible with the corresponding X20 modules.

# For simplification purposes, only images and module IDs of uncoated modules are used in this data sheet.

The coating has been certified according to the following standards:

- Condensation: BMW GS 95011-4, 2x 1 cycle
- Corrosive gas: EN 60068-2-60, method 4, exposure 21 days



## 1.1.1 Starting temperature

The starting temperature describes the minimum permissible ambient temperature in a voltage-free state at the time the coated module is switched on. This is permitted to be as low as -40°C. During operation, the conditions as specified in the technical data continue to apply.

## Information:

It is important to absolutely ensure that there is no forced cooling by air currents in the closed control cabinet, e.g. due to the use of a fan or ventilation slots.

## 1.2 Other applicable documents

For additional and supplementary information, see the following documents.

#### Other applicable documents

Document name	Title
MAX20	X20 system user's manual
MAEMV	Installation / EMC guide

## 2 Order data

Order number	Short description
	Analog inputs
X20Al4632	X20 analog input module, 4 inputs, ±10 V or 0 to 20 mA, 16-bit converter resolution, configurable input filter, oscilloscope functions
X20cAl4632	X20 analog input module, coated, 4 inputs, ±10 V or 0 to 20 mA, 16-bit converter resolution, configurable input filter, oscilloscope functions
	Required accessories
	Bus modules
X20BM11	X20 bus module, 24 VDC keyed, internal I/O power supply con- nected through
X20BM15	X20 bus module, with node number switch, 24 VDC keyed, in- ternal I/O power supply connected through
X20cBM11	X20 bus module, coated, 24 VDC keyed, internal I/O power sup- ply connected through
	Terminal blocks
X20TB12	X20 terminal block, 12-pin, 24 VDC keyed

Table 1: X20Al4632, X20cAl4632 - Order data

## **3 Technical description**

## 3.1 Technical data

Order number	X20AI4632	X20cAl4632				
Short description						
I/O module	4 analog i	nputs ±10 V or 0 to 20 mA				
General information						
B&R ID code	0x1BA1	0xE1F0				
Status indicators	I/O function per cha	innel, operating state, module status				
Diagnostics						
Module run/error	Yes, using LED status indicator and software					
Inputs	Yes, using LEI	D status indicator and software				
Channel type	Y	es, using software				
Power consumption						
Bus		0.01 W				
Internal I/O		1.5 W <sup>1)</sup>				
Additional power dissipation caused by actuators (resistive) [W]		-				
Certifications						
CE		Yes				
ATEX	Zone 2,	II 3G Ex nA nC IIA T5 Gc				
	IP20, Ta (see X20 user's manual)					
		ZÚ 09 ATEX 0083X				
UL		cULus E115267				
HazLoc	Industrial control equipment					
HazLoc	cCSAus 244665 Process control equipment					
	for hazardous locations					
	Class I, Division 2, Groups ABCD, T5					
DNV	Tem	perature: <b>B</b> (0 - 55°C)				
		nidity: <b>B</b> (up to 100%)				
		Vibration: <b>B</b> (4 g)				
LR	ENIC. B	(bridge and open deck) ENV1				
KR		Yes				
ABS		Yes				
EAC		Yes				
KC	Yes	-				
Analog inputs	163					
Input	+10 V or 0 to 20 m	A, via different terminal connections				
Input type		Differential input				
Digital converter resolution						
Voltage		±15-bit				
Current		15-bit				
Conversion time	F	50 µs for all inputs				
Output format						
Output format						
Voltage	INT 0x8001 - 0x7F	FF / 1 LSB = 0x0001 = 305.176 µV				
Current		FF / 1 LSB = 0x0001 = 610.352 nA				

Table 2: X20AI4632, X20cAI4632 - Technical data

## X20(c)AI4632

20 N	Δ
-	
-	
Protection against wirin	ng with supply voltage
Max. ±5	50 mA
0~80	001
0,00	
0x7F	FF
SA	
-	
0.089	<b>%</b> <sup>2)</sup>
0.019	
0.089	% 2)
0.020	
0.01%	/°C <sup>2)</sup>
0.01%	/°C <sup>2)</sup>
0.001%	6/°C <sup>3)</sup>
0.002%	6/°C <sup>4)</sup>
70 c	dB
70 c	dB
±12	2 V
<-70	dB
500	V <sub>eff</sub>
Channel not isolat	
Ye	9
Ye	
	-
No limit	tation
IP2	
-25 to	60°C
-25 to	50°C
See section	"Derating".
-	Yes, -40°C
-40 to	85°C
-40 to	85°C
5 to 95%, non-condensing	Up to 100%, condensing
5 to 95%, non	-
5 to 95%, non	-condensing
Order 1x terminal block X20TB12 separately. Order 1x bus module X20BM11 separately.	Order 1x terminal block X20TB12 separately. Order 1x bus module X20cBM11 separately.

## Table 2: X20AI4632, X20cAI4632 - Technical data

1) 2) 3) 4) To reduce power dissipation, B&R recommends bridging unused inputs on the terminals or configuring them as current signals.

Based on the current measured value.

Based on the 20 V measurement range.

Based on the 20 mA measurement range.

## 3.2 LED status indicators


For a description of the various operating modes, see section "Additional information - Diagnostic LEDs" in the X20 system user's manual.

Figure	LED	Color	Status	Description
	r Green Off			No power to module
			Single flash	RESET mode
			Double flash	BOOT mode (during firmware update) <sup>1)</sup>
1			Blinking	PREOPERATIONAL mode
			On	RUN mode
C E9 7 2 4	е	Red	Off	No power to module or everything OK
			On	Error or reset status
<b>E</b>			Double flash	System error:
X20				Violation of the scan time
×				Synchronization error
The second se	1 - 4	Green	Off	Open line <sup>2)</sup> or sensor is disconnected
		On		Analog/digital converter running, value OK

1) Depending on the configuration, a firmware update can take up to several minutes.

2) Open line detection only possible when measuring voltage.


## 3.3 Pinout




## 3.4 Connection example

To prevent disturbances, the following modules must be separated by at least one module:

- Bus receiver X20BR9300
- Supply module X20PS3300/X20PS3310
- Supply module X20PS9400/X20PS9402
- Supply module X20PS9500/X20PS9502
- CPU modules



## 3.5 Input circuit diagram



## 3.6 Derating

There is no derating when operated below 55°C.

During operation over 55°C, the power dissipation of the modules to the left and right of this module is not permitted to exceed 1.15 W!

For an example of calculating the power dissipation of I/O modules, see section "Mechanical and electrical configuration - Power dissipation of I/O modules" in the X20 user's manual.

## **4 Register description**

## 4.1 General data points

In addition to the registers described in the register description, the module has additional general data points. These are not module-specific but contain general information such as serial number and hardware variant.

General data points are described in section "Additional information - General data points" in the X20 system user's manual.

## 4.2 Function model 0 - default

Register	Name	Data type	Read		Write	
			Cyclic	Acyclic	Cyclic	Acyclic
Configuration						
-	AsynSize	-				
Configuration						
257	ConfigOutput01 (channel configuration)	USINT				•
289	ConfigOutput06					
321	ConfigOutput11					
353	ConfigOutput16					
	Sampling time					
390	ConfigOutput24 (sampling time)	UINT				•
	Filtering					1
259	ConfigOutput26 (order for low-pass filter)	USINT				•
291	ConfigOutput28	03111				-
323	ConfigOutput30					
355	ConfigOutput32					
262	ConfigOutput27 (cutoff frequency of low-pass filter)	UINT				•
202	ConfigOutput29	UINT				•
326	ConfigOutput29					
358	ConfigOutput33					
550						
	Scaling					1
276	ConfigOutput04 (user-defined gain)	DINT				•
308	ConfigOutput09					
340	ConfigOutput14					
372	ConfigOutput19					
284	ConfigOutput05 (user-defined offset)	DINT				•
316	ConfigOutput10					
348	ConfigOutput15					
380	ConfigOutput20					
	User-defined limit values					_
266	ConfigOutput02 (minimum limit value)	UINT				•
298	ConfigOutput07					
330	ConfigOutput12					
362	ConfigOutput17					
270	ConfigOutput03 (maximum limit value)	UINT				•
302	ConfigOutput08					
334	ConfigOutput13					
366	ConfigOutput18					
Communicatio	on la					
0 + (N-1) * 4	AnalogInput0N (index N = 1 to 4)	INT	•			1
650	SampleCycleCounter	UINT		•		
000	Error monitoring and counters	OINT		•		
0.1.1		LIOINT	I		1	1
641	Channel status	USINT	•			
	Channel01OK	Bit 0				
	Channel04OK	Bit 3				
	SyncStatus	Bit 6				
	ConvertionCycle	Bit 0				
654						+
654	SampleCycleViolationErrorCounter	UINT		•		
658	Counter for synchronization errors	UINT		•		
2097	Range violation (neg. and pos.)	USINT	•			
	Channel01underflow	Bit 0				
	·					
	Channel04underflow	Bit 3				
	Channel01overflow	Bit 3				
			ļ			1
	Channel04overflow	Bit 7				ļ
2099	Workspace overshoot	USINT	•			
	Channel01outofrange	Bit 0				1
	Channel04outofrange	Bit 3				
E10 ·						
518 + (N 1) * 22	Ch0NOutOfRange (index N = 1 to 4)	UINT		•		
(N-1) * 32						
522 + (N-1) * 32	Ch0NUnderflow (index N = 1 to 4)	UINT		•		
(1) * 20						1

Register	Name	Data type	Re	ad	Write	
			Cyclic	Acyclic	Cyclic	Acyclic
526 +	Ch0NOverflow (index N = 1 to 4)	UINT		•		
(N-1) * 32						
Additional ar	alysis functions					
133	ConfigOutput21 (trigger reaction on falling edge)	USINT				•
135	ConfigOutput22 (trigger reaction on rising edge)	USINT				•
129	Analysis control byte	USINT			•	
	TraceTrigger01	Bit 0				
	MinMaxStart01	Bit 4				
	MinMaxStart04	Bit 7				
129	Analysis status byte	USINT	•			
	MinMaxStart01Readback	Bit 4				
	MinMaxStart04Readback	Bit 7				
	Limit values					
530 + (N-1) * 32	MinInput0N (index N = 1 to 4)	INT	•			
534 + (N-1) * 32	MaxInput0N (index N = 1 to 4)	INT	•			
538 + (N-1) * 32	Ch0NMinMaxLatchCounter (index N = 1 to 4)	UINT		•		
. ,	Trace configuration					1
1026	TraceChannelEnable	USINT				•
1030	TraceSampleDepth	UINT				•
4157	ConfigOutput25 (trace priority)	USINT				•
1037	Starting a recording	USINT			•	
	TraceEnable01	Bit 0				
1089	Recording status	USINT	•			
	TraceEnabled	Bit 0				
	TraceWriteActive	Bit 2				
	TraceReadActive	Bit 3				
	ReadyForTrigger	Bit 4				
	TriggerActive	Bit 5				
	TraceOK	Bit 6				
	TraceError	Bit 7				
1094	FreeBufferSize	UINT	•			1
1098	TriggerCount	UINT	•			1
1102	TriggerFailCount	UINT	•			
	Comparator	L		1		1
450 + (N-1) * 8	cfgComp_LowLimitCh0N (index N = 1 to 4)	INT			(•)	•
454 + (N-1) * 8	cfgComp_HighLimitCh0N (index N = 1 to 4)	INT			(•)	•
662	CompStateCollection	UINT	•			1
490	cfgComp_NominalState	UINT				•
482	cfgComp_EnableMask	UINT				•
486	cfgComp_ConditionTypeMask	UINT				•
	Time-offset trace	-		1		
1042	TraceTriggerStart	INT				•
1046	TraceTriggerStop	UINT				•

## 4.3 Function model 254 - Bus controller

	Offset <sup>1)</sup>	Name	Data type	Read		Write	
				Cyclic	Acyclic	Cyclic	Acyclic
Configuration	- Frame size	Asistolias			[		
- Configuration	-	AsynSize	-				
257	-	ConfigOutput01 (channel configuration)	USINT				•
289		ConfigOutput06					_
321		ConfigOutput11					
353		ConfigOutput16					
	Sampling tim	e	I				
390	-	ConfigOutput24 (sampling time)	UINT				•
	Filtering						
259	-	ConfigOutput26 (order for low-pass filter)	USINT				•
291		ConfigOutput28					
323		ConfigOutput30					
355		ConfigOutput32					
262	-	ConfigOutput27 (cutoff frequency of low-pass	UINT				•
294 326		filter) ConfigOutput29					
326		ConfigOutput29					
550		ConfigOutput33					
	Scaling	oomig outputoo					
276	-	ConfigOutput04 (user-defined gain)	DINT				•
308		ConfigOutput09					
340		ConfigOutput14					
372		ConfigOutput19					
284	-	ConfigOutput05 (user-defined offset)	DINT				•
316		ConfigOutput10					
348		ConfigOutput15					
380		ConfigOutput20					
	User-defined				1		1
266	-	ConfigOutput02 (minimum limit value)	UINT				•
298		ConfigOutput07					
330		ConfigOutput12					
362		ConfigOutput17					
270 302	-	ConfigOutput03 (maximum limit value) ConfigOutput08	UINT				•
302 334		ConfigOutput08					
366		ConfigOutput18					
ommunicatio	on				1		
0 + (N-1) * 4	0 + (N-1) * 2	AnalogInput0N (index N = 1 to 4)	INT	•			
. ,	0 + (N-1) 2		UINT		•		
650	-	SampleCycleCounter	UINT		•		
650	-	SampleCycleCounter	1		I		<u> </u>
. ,	-	SampleCycleCounter ing and counters Channel status	USINT		•		
650	-	SampleCycleCounter	USINT Bit 0		I		
650	-	SampleCycleCounter ing and counters Channel status Channel010K 	USINT Bit 0		I		
650	-	SampleCycleCounter ing and counters Channel status Channel01OK  Channel04OK	USINT Bit 0  Bit 3		I		
650	-	SampleCycleCounter ing and counters Channel status Channel01OK  Channel04OK SyncStatus	USINT Bit 0  Bit 3 Bit 6		I		
650	Error monito	SampleCycleCounter       ing and counters       Channel status       Channel010K          Channel040K       SyncStatus       ConvertionCycle	USINT Bit 0  Bit 3 Bit 6 Bit 7		•		
650 641 654	-	SampleCycleCounter         ing and counters         Channel status         Channel010K            Channel040K         SyncStatus         ConvertionCycle         SampleCycleViolationErrorCounter	USINT Bit 0  Bit 3 Bit 6 Bit 7 UINT		I		
650 641 654 658	Error monito	SampleCycleCounter         ing and counters         Channel status         Channel010K            Channel040K         SyncStatus         ConvertionCycle         SampleCycleViolationErrorCounter         Counter for synchronization errors	USINT Bit 0  Bit 3 Bit 6 Bit 7 UINT UINT		•		
650 641 654	Error monitor	SampleCycleCounter         ing and counters         Channel status         Channel010K            Channel040K         SyncStatus         ConvertionCycle         SampleCycleViolationErrorCounter         Counter for synchronization errors         Range violation (neg. and pos.)	USINT Bit 0  Bit 3 Bit 6 Bit 7 UINT		•		
650 641 654 658	Error monitor	SampleCycleCounter         ing and counters         Channel status         Channel010K            Channel040K         SyncStatus         ConvertionCycle         SampleCycleViolationErrorCounter         Counter for synchronization errors	USINT Bit 0  Bit 3 Bit 6 Bit 7 UINT UINT		•		
650 641 654 658	Error monitor	SampleCycleCounter         ing and counters         Channel status         Channel010K            Channel040K         SyncStatus         ConvertionCycle         SampleCycleViolationErrorCounter         Counter for synchronization errors         Range violation (neg. and pos.)         Channel01underflow	USINT Bit 0  Bit 3 Bit 6 Bit 7 UINT UINT USINT		•		
650 641 654 658	Error monitor	SampleCycleCounter         ing and counters         Channel status         Channel010K            Channel040K         SyncStatus         ConvertionCycle         SampleCycleViolationErrorCounter         Counter for synchronization errors         Range violation (neg. and pos.)         Channel01underflow	USINT Bit 0  Bit 3 Bit 6 Bit 7 UINT UINT USINT		•		
650 641 654 658	Error monitor	SampleCycleCounter         ing and counters         Channel status         Channel010K            Channel040K         SyncStatus         ConvertionCycle         SampleCycleViolationErrorCounter         Counter for synchronization errors         Range violation (neg. and pos.)         Channel01underflow	USINT Bit 0  Bit 3 Bit 6 Bit 7 UINT UINT USINT Bit 0		•		
650 641 654 658	Error monitor	SampleCycleCounter         ting and counters         Channel status         Channel010K            Channel040K         SyncStatus         ConvertionCycle         SampleCycleViolationErrorCounter         Counter for synchronization errors         Range violation (neg. and pos.)         Channel01underflow            Channel04underflow	USINT Bit 0  Bit 3 Bit 6 Bit 7 UINT UINT USINT Bit 0 Bit 3		•		
650 641 654 658	Error monitor	SampleCycleCounter         ing and counters         Channel status         Channel010K            Channel040K         SyncStatus         ConvertionCycle         SampleCycleViolationErrorCounter         Counter for synchronization errors         Range violation (neg. and pos.)         Channel01underflow            Channel04underflow         Channel01overflow	USINT Bit 0  Bit 3 Bit 6 Bit 7 UINT UINT USINT Bit 0 Bit 3 Bit 4		•		
650 641 654 658	Error monitor	SampleCycleCounter         ting and counters         Channel status         Channel010K            Channel040K         SyncStatus         ConvertionCycle         SampleCycleViolationErrorCounter         Counter for synchronization errors         Range violation (neg. and pos.)         Channel01underflow            Channel04underflow         Channel01overflow	USINT Bit 0  Bit 3 Bit 6 Bit 7 UINT UINT USINT Bit 0 Bit 3 Bit 4 		•		
650 641 654 658 2097	Error monitor	SampleCycleCounter         ring and counters         Channel status         Channel010K            Channel040K         SyncStatus         ConvertionCycle         SampleCycleViolationErrorCounter         Counter for synchronization errors         Range violation (neg. and pos.)         Channel01underflow            Channel04underflow         Channel04overflow         Workspace overshoot	USINT Bit 0  Bit 3 Bit 6 Bit 7 UINT UINT USINT Bit 0 Bit 3 Bit 4  Bit 7		•		
650 641 654 658 2097	Error monitor	SampleCycleCounter         ting and counters         Channel status         Channel010K            Channel040K         SyncStatus         ConvertionCycle         SampleCycleViolationErrorCounter         Counter for synchronization errors         Range violation (neg. and pos.)         Channel01underflow            Channel04underflow         Channel01overflow            Channel04overflow	USINT Bit 0  Bit 3 Bit 6 Bit 7 UINT UINT USINT Bit 0 Bit 3 Bit 4  Bit 7 USINT Bit 0		•		
650 641 654 658 2097	Error monitor	SampleCycleCounter         ring and counters         Channel status         Channel010K            Channel040K         SyncStatus         ConvertionCycle         SampleCycleViolationErrorCounter         Counter for synchronization errors         Range violation (neg. and pos.)         Channel01underflow            Channel04overflow         Workspace overshoot         Channel01outofrange	USINT Bit 0  Bit 3 Bit 6 Bit 7 UINT UINT USINT Bit 0 Bit 3 Bit 4  Bit 7 USINT Bit 0 		•		
650 641 654 658 2097 2099	Error monitor	SampleCycleCounter         ting and counters         Channel status         Channel010K            Channel040K         SyncStatus         ConvertionCycle         SampleCycleViolationErrorCounter         Counter for synchronization errors         Range violation (neg. and pos.)         Channel01underflow            Channel04overflow         Workspace overshoot         Channel01outofrange            Channel04outofrange	USINT Bit 0  Bit 3 Bit 6 Bit 7 UINT UINT USINT Bit 0 Bit 3 Bit 4  Bit 7 USINT Bit 0  Bit 3		•		
650 641 654 658 2097 2099 522 +	Error monitor	SampleCycleCounter         ring and counters         Channel status         Channel010K            Channel040K         SyncStatus         ConvertionCycle         SampleCycleViolationErrorCounter         Counter for synchronization errors         Range violation (neg. and pos.)         Channel01underflow            Channel04overflow         Workspace overshoot         Channel01outofrange	USINT Bit 0  Bit 3 Bit 6 Bit 7 UINT UINT USINT Bit 0 Bit 3 Bit 4  Bit 7 USINT Bit 0 		•		
650 641 654 658 2097 2099 2099 522 + (N-1) * 32	Error monitor	SampleCycleCounter         ing and counters         Channel status         Channel010K            Channel04OK         SyncStatus         ConvertionCycle         SampleCycleViolationErrorCounter         Counter for synchronization errors         Range violation (neg. and pos.)         Channel01underflow            Channel04underflow         Channel04overflow         Workspace overshoot         Channel01outofrange            Channel04outofrange         Chonullofflow (index N = 1 to 4)	USINT Bit 0  Bit 3 Bit 6 Bit 7 UINT USINT Bit 0 Bit 3 Bit 4  Bit 7 USINT Bit 0  Bit 7 USINT Bit 0  Bit 3 UINT		•		
650 641 654 658 2097 2099 2099	Error monitor	SampleCycleCounter         ting and counters         Channel status         Channel010K            Channel040K         SyncStatus         ConvertionCycle         SampleCycleViolationErrorCounter         Counter for synchronization errors         Range violation (neg. and pos.)         Channel01underflow            Channel04overflow         Workspace overshoot         Channel01outofrange            Channel04outofrange	USINT Bit 0  Bit 3 Bit 6 Bit 7 UINT UINT USINT Bit 0 Bit 3 Bit 4  Bit 7 USINT Bit 0  Bit 3		•		
650 641 654 658 2097 2099 2099 522 + (N-1) * 32 526 +	Error monitor	SampleCycleCounter         ting and counters         Channel status         Channel010K            Channel040K         SyncStatus         ConvertionCycle         SampleCycleViolationErrorCounter         Counter for synchronization errors         Range violation (neg. and pos.)         Channel01underflow            Channel04underflow         Channel04overflow         Workspace overshoot         Channel01outofrange            Channel04outofrange         ChoNUnderflow (index N = 1 to 4)         ChoNOverflow (index N = 1 to 4)	USINT Bit 0  Bit 3 Bit 6 Bit 7 UINT USINT Bit 0 Bit 3 Bit 4  Bit 7 USINT Bit 0  Bit 7 USINT Bit 0  Bit 3 UINT		•		
650 641 654 658 2097 2099 2099 522 + (N-1) * 32 526 + (N-1) * 32		SampleCycleCounter         ing and counters         Channel status         Channel010K            Channel04OK         SyncStatus         ConvertionCycle         SampleCycleViolationErrorCounter         Counter for synchronization errors         Range violation (neg. and pos.)         Channel01underflow            Channel04underflow         Channel04overflow         Workspace overshoot         Channel01outofrange            Channel04outofrange         Chonullofflow (index N = 1 to 4)	USINT Bit 0  Bit 3 Bit 6 Bit 7 UINT UINT USINT Bit 0 Bit 3 Bit 4  Bit 7 USINT Bit 7 USINT Bit 0  Bit 3 UINT UINT		•		
650 641 654 658 2097 2099 2099 522 + (N-1) * 32 526 + (N-1) * 32 518 + (N-1) * 32		SampleCycleCounter         ing and counters         Channel status         Channel010K            Channel040K         SyncStatus         ConvertionCycle         SampleCycleViolationErrorCounter         Counter for synchronization errors         Range violation (neg. and pos.)         Channel01underflow            Channel04underflow         Channel04overflow         Workspace overshoot         Channel01outofrange            Channel04outofrange         ChoNUnderflow (index N = 1 to 4)         Ch0NOverflow (index N = 1 to 4)	USINT Bit 0  Bit 3 Bit 6 Bit 7 UINT UINT USINT Bit 0 Bit 3 Bit 4  Bit 7 USINT Bit 7 USINT Bit 0  Bit 3 UINT UINT		•		
650 641 654 658 2097 2099 2099 522 + (N-1) * 32 526 + (N-1) * 32 518 + (N-1) * 32		SampleCycleCounter         ting and counters         Channel status         Channel010K            Channel040K         SyncStatus         ConvertionCycle         SampleCycleViolationErrorCounter         Counter for synchronization errors         Range violation (neg. and pos.)         Channel01underflow            Channel04underflow         Channel04overflow         Workspace overshoot         Channel01outofrange            Channel04outofrange         ChoNUnderflow (index N = 1 to 4)         Ch0NOverflow (index N = 1 to 4)         Ch0NOutOfRange (index N = 1 to 4)	USINT Bit 0  Bit 3 Bit 6 Bit 7 UINT UINT USINT Bit 0 Bit 3 Bit 4  Bit 7 USINT Bit 7 USINT Bit 0  Bit 3 UINT UINT		•		
650 641 654 658 2097 2099 2099 522 + (N-1) * 32 526 + (N-1) * 32 518 + (N-1) * 32 dditional ana	Error monitor	SampleCycleCounter         ing and counters         Channel status         Channel010K            Channel040K         SyncStatus         ConvertionCycle         SampleCycleViolationErrorCounter         Counter for synchronization errors         Range violation (neg. and pos.)         Channel01underflow            Channel04underflow         Channel04overflow         Workspace overshoot         Channel04outofrange            Channel04outofrange         ChoNUnderflow (index N = 1 to 4)         Ch0NOverflow (index N = 1 to 4)         Ch0NOutOfRange (index N = 1 to 4)         Trigger reaction on falling edge	USINT Bit 0  Bit 3 Bit 6 Bit 7 UINT UINT USINT Bit 0  Bit 3 Bit 4  Bit 7 USINT Bit 0  Bit 3 UINT UINT UINT		•		
650 641 641 658 2097 2099 2099 522 + (N-1) * 32 526 + (N-1) * 32 518 + (N-1) * 32 dditional ana 133	Error monitor	SampleCycleCounter         ting and counters         Channel status         Channel010K            Channel040K         SyncStatus         ConvertionCycle         SampleCycleViolationErrorCounter         Counter for synchronization errors         Range violation (neg. and pos.)         Channel01underflow            Channel04underflow         Workspace overshoot         Channel04outofrange            Channel04outofrange         ChoNUnderflow (index N = 1 to 4)         Ch0NOutOfRange (index N = 1 to 4)         Trigger reaction on falling edge         Trigger reaction on rising edge	USINT Bit 0  Bit 3 Bit 6 Bit 7 UINT UINT USINT Bit 0  Bit 3 Bit 4  Bit 7 USINT Bit 0  Bit 3 UINT UINT UINT UINT UINT USINT		•		
650 641 641 654 658 2097 2099 2099 2099 522 + (N-1) * 32 518 + (N-1) * 32 518 + (N-1) * 32 313 135	Error monitor	SampleCycleCounter         ing and counters         Channel status         Channel010K            Channel040K         SyncStatus         ConvertionCycle         SampleCycleViolationErrorCounter         Counter for synchronization errors         Range violation (neg. and pos.)         Channel01underflow            Channel04underflow         Channel04overflow         Workspace overshoot         Channel01outofrange            Channel04outofrange         ChoNUnderflow (index N = 1 to 4)         Ch0NOverflow (index N = 1 to 4)         Ch0NOutOfRange (index N = 1 to 4)         S         Trigger reaction on falling edge         Trigger reaction on rising edge         Analysis control byte	USINT Bit 0  Bit 3 Bit 6 Bit 7 UINT UINT USINT Bit 0  Bit 3 Bit 4  Bit 7 USINT Bit 0  Bit 3 UINT UINT UINT UINT UINT USINT USINT USINT		•		
650 641 641 658 2097 2099 2099 522 + (N-1) * 32 526 + (N-1) * 32 518 + (N-1) * 32 dditional ana 133 135	Error monitor	SampleCycleCounter         ting and counters         Channel status         Channel010K            Channel040K         SyncStatus         ConvertionCycle         SampleCycleViolationErrorCounter         Counter for synchronization errors         Range violation (neg. and pos.)         Channel01underflow            Channel04underflow         Workspace overshoot         Channel04outofrange            Channel04outofrange         ChoNUnderflow (index N = 1 to 4)         Ch0NOutOfRange (index N = 1 to 4)         Trigger reaction on falling edge         Trigger reaction on rising edge	USINT Bit 0  Bit 3 Bit 6 Bit 7 UINT UINT USINT Bit 0  Bit 3 Bit 4  Bit 7 USINT Bit 0  Bit 3 UINT UINT UINT UINT UINT USINT		•		

Register Offset <sup>1)</sup>	Offset <sup>1)</sup>	Offset <sup>1)</sup> Name	Data type	Read		Write	
				Cyclic	Acyclic	Cyclic	Acyclic
129	-	Analysis status byte	USINT		•		
		MinMaxStart01Readback	Bit 4				
		MinMaxStart04Readback	Bit 7				
	Limit values						
530 +	-	MinInput0N (index N = 1 to 4)	INT		•		
(N-1) * 32							
534 +	-	MaxInput0N (index N = 1 to 4)	INT		•		
(N-1) * 32							
538 +	-	Ch0NMinMaxLatchCounter (index N = 1 to 4)	UINT		•		
(N-1) * 32							

1) The offset specifies the position of the register within the CAN object.

## 4.3.1 Using the module on the bus controller

Function model 254 "Bus controller" is used by default only by non-configurable bus controllers. All other bus controllers can use other registers and functions depending on the fieldbus used.

For detailed information, see section "Additional information - Using I/O modules on the bus controller" in the X20 user's manual (version 3.50 or later).

## 4.3.2 CAN I/O bus controller

The module occupies 1 analog logical slot on CAN I/O.

## 4.4 Configuration

This module is equipped with analog inputs with connected 16-bit A/D converters. Each of the inputs can be configured separately from one another either on the voltage or current input for the following areas:

- Permitted voltage: ±10 V
- Permitted current: 0 to 20 mA

## 4.4.1 Channel configuration

Name:

ConfigOutput01 for channel 1 ConfigOutput06 for channel 2 ConfigOutput11 for channel 3 ConfigOutput16 for channel 4

The individual inputs for processing the current or voltage signal are configured in these registers. This configuration must be made in addition to using suitable terminals.

Filtering, analysis and error monitoring (bits 4 to 6) can only be used if the channel is enabled (bit 7 = 0).

Data type	Values	Bus controller default setting
USINT	See the bit structure.	0

Bit structure:

Bit	Description	Value	Information
0	Terminal selector	0	Voltage terminal for ±10 VDC (bus controller default setting)
		1	Current terminal for 0 to 20 mA
1	Gain selector	0	Voltage ±10 VDC (bus controller default setting)
		1	Current 0 to 20 mA
2 - 3	Reserved	-	
4	Filtering active	0	Inactive (bus controller default setting)
		1	Active
5	Minimum/Maximum analysis active	0	Inactive (bus controller default setting)
		1	Active
6	Error monitoring active	0	Inactive (bus controller default setting)
		1	Active
7	Enables channel	0	Channel enabled (bus controller default setting)
		1	Channel disabled

## 4.4.2 Sampling and conversion

The analog signal is sampled in 2 steps.

## Conversion task

The A/D converter digitalizes the inputs signals for the enabled inputs once per conversion cycle. Then the results are available internally in the module. To ensure that this process is executed without delays, the corresponding task will be handled with very high priority.

The timespan needed for conversion results from the set sampling time.

## Processing task

The converted A/D converter values are further processed according to the user settings (filtering, scaling, limit values, error statistics, min/max analysis, hysteresis comparison). The task for this process has low priority. The timespan needed for further processing depends on the configured functions and is the second portion of the sampling time.

## Cycle time violation

In normal operation, further processing is triggered after each conversion. The conversion and sampling tasks run synchronous to one another. If the predefined sampling time is not sufficient to convert all enabled channels and complete the configured functions, a cycle time violation occurs.

## 4.4.2.1 Sampling time

Name:

## ConfigOutput24

The sampling time is set to  $\mu$ s in this register. This makes it possible to improve the sampling cycle (resolution = 1  $\mu$ s). The lowest configurable cycle time is 50  $\mu$ s.

Data type	Value	Information
UINT	50 to 10,000	Bus controller default setting: 100

## Information:

Values that are too low for the cycle time will result in cycle time violations.

## 4.4.3 Filtering (optional)

If filtering is enabled in the "Channel configuration" on page 9 register, the basic data of the A/D converter is filtered per channel. The following registers are available to specify the filter order and respective cutoff frequency for configuring the low-pass filter:

- "Filter order" on page 11
- "Filter cutoff frequency" on page 11

## 4.4.3.1 Filter order

Name: ConfigOutput26 for channel 1 ConfigOutput28 for channel 2 ConfigOutput30 for channel 3 ConfigOutput32 for channel 4

The filter order is specified in this register. The "Filter cutoff frequency" on page 11 register is used to configure the respective cutoff frequency of the filter.

Data type	Value	Information
USINT	1 to 4	Bus controller default setting: 0

Internal filter orders greater than 1 are implemented as cascaded first-order filters.

## Calculating the cutoff frequency of an nth-order filter:

Cutoff frequency = Cutoff frequency<sub>N</sub> /  $((2^{(1/n) - 1)^{0.5})$ 

## Approximate calculation

yn = a \* xn + b \* y(n-1)

a = Sampling time<sub>Sec</sub> / (Sampling time<sub>Sec</sub> + 1 / (2 Pi \* Cutoff frequency<sub>Hz</sub>))

b = 1 - a

## Information:

Since low-pass filtering takes place using an approximation procedure with fixed-point arithmetic, there are discrepancies to the effective cutoff frequency that depend on the sampling cycle and filter sequence.

#### 4.4.3.2 Filter cutoff frequency

Name: ConfigOutput27 for channel 1 ConfigOutput29 for channel 2 ConfigOutput31 for channel 3 ConfigOutput33 for channel 4

The cutoff frequency of the respective filter is configured in these registers.

Data type	Value	Information
UINT	1 to 65,535	Cutoff frequency in hertz.
		Bus controller default setting: 0

## Information:

The highest cutoff frequency is limited by the Nyquist Shannon sampling theorem (based on the sampling cycle time). The system does not check for violations of this sampling theorem.

## 4.4.4 Scaling (optional)

Scaling A/D converter data is an option for the user. The following registers are available for this:

- "User-defined gain" on page 12 (= ku)
- "User-defined offset" on page 12 (= du)

#### Scaling calculation:

Scaled value = k \* A/C value + d

Gain k =  $k_{Calibration} * ku$ 

Offset  $d = d_{Calibration} + du$ 

The value has to be limited since it can exceed the 16-bit constraints. To provide the greatest degree of flexibility, limiting is possible using the registers "Minimum limit value" on page 13 and "Maximum limit value" on page 13.

## 4.4.4.1 User-defined gain

Name:

ConfigOutput04 for channel 1 ConfigOutput09 for channel 2 ConfigOutput14 for channel 3 ConfigOutput19 for channel 4

The user-defined gain for the A/D converter data of the respective physical channel can be specified in these registers.

The value 65,536 (0x10000) corresponds to a gain of 1.

Data type	Values	nformation	
DINT	-2,147,483,648	Bus controller default setting: 65,536	
	to 2,147,483,647		

## 4.4.4.2 User-defined offset

Name:

ConfigOutput05 for channel 1 ConfigOutput10 for channel 2 ConfigOutput15 for channel 3 ConfigOutput20 for channel 4

The user-defined offset for the A/D converter data of the respective physical channel can be specified in this register.

The value 65,536 (0x10000) corresponds to an offset of 1.

Data type	Values	Information
DINT		Bus controller default setting: 0
	to 2,147,483,647	

### 4.4.5 Limit values

If the application requires a limitation of the range of values, then the user can define his own limit values. These values will also be use for the module's error statistics. The following registers are available for this:

- "Minimum limit value" on page 13
- "Maximum limit value" on page 13

## Information:

32-bit numbers are used inside the module. A limit value violation can therefore also be determined if the permitted range of values was defined from -32768 to 32767.

## 4.4.5.1 Minimum limit value

Name: ConfigOutput02 for channel 1 ConfigOutput07 for channel 2 ConfigOutput12 for channel 3 ConfigOutput17 for channel 4

The minimum limit value is configured in this register. This limit value is also used for the underflow error statistics (see register "Ch0xUnderflow" on page 16).

	Information	
INT -32768 to 32767 Bus controller default setting: -32768		

## 4.4.5.2 Maximum limit value

Name: ConfigOutput03 for channel 1 ConfigOutput08 for channel 2

ConfigOutput08 for channel 2 ConfigOutput13 for channel 3 ConfigOutput18 for channel 4

The maximum limit value is configured in this register. This limit value is also used for the overflow error statistics (see register "Ch0xOverflow" on page 16).

Data type	Values	Information
INT	-32767 to 32767	Bus controller default setting: 32767

## 4.5 Communication - General

The module's analog inputs convert current and voltage values with 16-bit resolution. This information can be used by the application with the help of the registers listed here.

#### 4.5.1 Analog input channels

Name:

AnalogInput01 to AnalogInput04

The analog input value is mapped in this register depending on the configured operating mode.

Data type	Value	Input signal:
INT	-32,768 to 32,767	Voltage signal ±10 VDC
	0 to 32,767	Current signal 0 to 20 mA

#### 4.5.2 Sampling cycle counter

Name:

SampleCycleCounter

The number of times the input signal has been sampled is provided in this register.

Data type	Values
UINT	0 to 65,535

## 4.5.3 Error monitoring and counters

## 4.5.3.1 Channel status

Name: Channel01OK to Channel04OK SyncStatus ConvertionCycle

This register collects error messages synchronously with the network cycle. Temporary error states that were registered in a conversion cycle remain active for at least 2 network cycles. In order to receive detailed error information, the corresponding error counters and X2X network events should also be observed.

Data type	Values
USINT	See the bit structure.

## Bit structure:

Bit	Description	Value	Information
0	Channel01OK	0	OK
		1	Errors
			Range overshot
			Range undershot
			Workspace overshoot
3	Channel04OK	0	ОК
		1	Errors
			See description for bit 0.
4 - 5	Reserved	-	
6	SyncStatus <sup>1)</sup>	0	OK
		1	Not synchronized
7	ConvertionCycle <sup>2</sup> )	0	OK
		1	Errors

1) Identical to bit 0 of the registers "SynchronizationViolationErrorCounter" on page 14.

2) Identical to bit 0 of the registers "SampleCycleViolationErrorCounter" on page 14.

## 4.5.3.2 Counter for synchronization errors

#### Name:

#### SynchronizationViolationErrorCounter

This register counts how often the conversion task was triggered more than 5 µs after the next-coming X2X cycle. In this case, the module is considered being no longer synchronized with X2X Link.

The counters in this register follow the rules of the event error counter, i.e. the count increased each time an error occurs or is reset. The last bit of the counter indicates the error status:

- Last bit =  $1 \rightarrow \text{Error pending}$
- Last bit =  $0 \rightarrow No error$

Data type	Value	Information
UINT	0 to 65535	Counter value
	0 to 1	Bit 0: Error status

## 4.5.3.3 Counter for faulty sampling cycles

Name:

SampleCycleViolationErrorCounter

This register is used to indicate the number of cycle time violations that have occurred thus far. A cycle time violation occurs if the conversion tasks initiates a sampling task before the last sampling cycle has finished. See "Sampling and conversion" on page 10.

The counters in this register follow the rules of the event error counter, i.e. the count increased each time an error occurs or is reset. The last bit of the counter indicates the error status:

- Last bit = 1 → Error pending
- Last bit =  $0 \rightarrow No error$

Data type	Value	Information
UINT	0 to 65535	Counter value
	0 to 1	Bit 0: Error status

## 4.5.3.4 Range violation (neg. and pos.)

Name:

Channel01underflow to Channel04underflow Channel01overflow to Channel04overflow

This register indicates whether the limit values defined by registers "Minimum limit value" on page 13 and "Maximum limit value" on page 13 have been overshot or undershot. The individual bits in this register are identical to the values of the lowest bits of registers "Ch0xUnderflow" on page 16 and "Ch0xOverflow" on page 16.

Data type	Values
USINT	See the bit structure.

#### Bit structure:

Bit	Description	Value	Information
0	Channel01underflow	0	No error
		1	Range exceeded (.neg) on channel 1
3	3 Channel04underflow	0	No error
		1	Range exceeded (.neg) on channel 4
4	4 Channel01overflow	0	No error
		1	Range exceeded (.pos) on channel 1
7	7 Channel04overflow	0	No error
		1	Range exceeded (.pos) on channel 4

#### 4.5.3.5 Workspace overshoot

Name:

#### Channel01outofrange to Channel04outofrange

This register indicates whether the input value overshoots the module's maximum measurement range. The individual bits in this register are identical to the values of the lowest bits of register "Ch0xOutOfRange" on page 15.

Data type va	/alues
USINT Se	See the bit structure.

#### Bit structure:

Bit	Description	Value	Information
0	Channel01outofrange	0	No error
		1	Working range violation (pos.) of channel 1
3	Channel04outofrange	0	No error
		1	Working range violation (pos.) of channel 4
4 - 7	Reserved	-	

#### 4.5.3.6 Counter for workspace overshoots

#### Name:

Ch01OutOfRange to Ch04OutOfRange

Errors outside of the module's maximum possible measurement range are indicated in this register. These errors lead to full-scale deflection of the A/D converter.

The counters in these registers follow the rules of the event error counter, i.e. the count increased each time an error occurs or is reset. The last bit of the counter indicates the error status:

- Last bit =  $1 \rightarrow \text{Error pending}$
- Last bit =  $0 \rightarrow No error$

This counter is only active if the static error counter is enabled (see register "Channel configuration" on page 9).

Data type	Value	Information
UINT	0 to 65535	Counter value
	0 to 1	Bit 0: Error status

## 4.5.3.7 Counter for range exceeded violations (neg.)

Name:

## Ch01Underflow to Ch04Underflow

This register indicates range exceeded violations (neg.) of the value configured in the register "Minimum limit value" on page 13.

The counters in these registers follow the rules of the event error counter, i.e. the count increased each time an error occurs or is reset. The last bit of the counter indicates the error status:

- Last bit =  $1 \rightarrow \text{Error pending}$
- Last bit =  $0 \rightarrow No error$

This counter is only active if the static error counter is enabled (see register "Channel configuration" on page 9).

Data type	Value	Information
UINT	0 to 65535	Counter value
	0 to 1	Bit 0: Error status

## 4.5.3.8 Counter for range exceeded violations (pos.)

Name:

Ch01Overflow to Ch04Overflow

This register indicates range exceeded violations (pos.) of the value configured in the register "Maximum limit value" on page 13.

The counters in these registers follow the rules of the event error counter, i.e. the count increased each time an error occurs or is reset. The last bit of the counter indicates the error status:

- Last bit =  $1 \rightarrow \text{Error pending}$
- Last bit =  $0 \rightarrow No error$

This counter is only active if the static error counter is enabled (see register "Channel configuration" on page 9).

Data type	Value	Information
UINT	0 to 65535	Counter value
	0 to 1	Bit 0: Error status

## 4.6 Additional analysis functions

In addition to sampling the analog input signal, this module can also be used to perform additional analysis of the values obtained.

## Limit value analysis

If limit value analysis has been enabled for a channel, the sampled minimum and maximum values are latched internally in the module. A measurement period can be triggered using the control byte. When the respective configured edge is generated by the application, the limit values from the previous measurement period are displayed and the internal latch register is reset.

#### Recording sampled values

If recording sampled values has been enabled for a channel, then the sampled values are additionally recorded in the module's internal FIFO memory. If the configured event occurs, the contents of the FIFO memory are transmitted to the application.

## Information:

It is only possible to use the recording of sampled values if the module is operated on an X2X master that is an SG4 CPU.

## 4.6.1 Trigger condition on falling edge

Name:

ConfigOutput21

This register configures whether the falling edge is used to trigger the trace and determination of the input value in the register "Analysis control byte" on page 18.

Data type	Values	Bus controller default setting
USINT	See the bit structure.	0

Bit structure:

Bit	Description	Value	Information
0	TraceTrigger01	0	No trigger (bus controller default setting)
		1	Falling edge active as trigger
1 - 3	Reserved	-	
4	MinMaxStart01	0	No determination (bus controller default setting)
		1	Falling edge determines input value of channel 1
7	MinMaxStart04	0	No determination (bus controller default setting)
		1	Falling edge determines input value of channel 4

## 4.6.2 Trigger condition on rising edge

Name:

ConfigOutput22

This register configures whether the rising edge is used to trigger the trace and determination of the input value in the register "Analysis control byte" on page 18.

USINT See the bit structure. 0	Data type	Values	Bus controller default setting
	USINT	See the bit structure.	0

Bit structure:

Bit	Description	Value	Information
0	TraceTrigger01	0	Trigger not initiated on positive edge (bus controller default set- ting)
		1	Rising edge active as trigger
1 - 3	Reserved	-	
4	MinMaxStart01	0	No determination (bus controller default setting)
		1	Rising edge determines input value of channel 1
7	MinMaxStart04	0	No determination (bus controller default setting)
		1	A positive edge determines the input value of channel 4.

## 4.6.3 Analysis control byte

Name: TraceTrigger01 MinMaxStart01 to MinMaxStart04

The trace function and determination of the minimum/maximum input values can be started in this register. Whether the rising and/or falling edge is used to trigger the functions can be configured using the registers "Trigger condition on falling edge" on page 17 and "Trigger condition on rising edge" on page 17.

Data type	Values	Bus controller default setting
USINT	See the bit structure.	0

### Bit structure:

Bit	Description	Value	Information
0	TraceTrigger01	0	Trigger/Trace not triggered (bus controller default setting)
		1	Initiates trigger/trace
1 - 3	Reserved	-	
4	MinMaxStart01	0	Determination not triggered (bus controller default setting)
		1	Initiates determination of input value of channel 1
7	MinMaxStart04	0	Determination not triggered (bus controller default setting)
		1	Initiates determination of input value of channel 4

## Information:

To reduce the cyclic data transfer, this register combines the trace and limit value determination functions.

## 4.6.4 Analysis status byte

Name:

MinMaxStart01Readback to MinMaxStart04Readback

The currently requested module-internal analyses can be checked in this register.

Data type	Values
USINT	See the bit structure.

## Bit structure:

Bit	Description	Value	Information
0 - 3	Reserved	-	
4	MinMaxStart01Readback	0 or 1	Current state of the trigger bits for determining the limit values on channel 1
7	MinMaxStart04Readback	0 or 1	Current state of the trigger bits for determining the limit values on channel 4

## 4.7 Limit values

Limit value analysis must be enabled for the desired channel (see "Channel configuration" on page 9). The sampled value of the channel is then compared to the minimum and maximum values that are stored internally in the module. If a new measurement period is initiated with the "Analysis control byte" on page 18 register, then the values determined from the previous measurement period can be taken from the respective registers intended for this.

#### 4.7.1 Minimum input values

Name:

MinInput01 to MinInput04

The minimum value of the preceding trigger period is saved in this register based on the filtered, scaled and userdefined limit values. The register value is 0 if the channel is inactive.

Data type	Value
INT	-32,768 to 32,767

## 4.7.2 Maximum input values

Name:

MaxInput01 to MaxInput04

The maximum value of the preceding trigger period is saved in this register based on the filtered, scaled and userdefined limit values. The register value is 0 if the channel is inactive.

Data type	Value
INT	-32,768 to 32,767

## 4.7.3 Limit value trigger counter

Name:

Ch01MinMaxLatchCounter to Ch04MinMaxLatchCounter

The number of valid events that trigger a new measurement period for the limit value analysis is counted in this register.

Data type	Value
UINT	0 to 65535

## 4.8 Trace

If the module is operated on a SG4 CPU, the digitalized input values are recorded by the module. The module must be operated in "Supervised" mode in order to use the trace function.

Recording must be enabled for the desired channel. The enable bits can then control the recording at runtime. The sampled values are recorded in the module's internal FIFO memory.

If the previously defined state occurs on the channel, the contents of the FIFO memory are transmitted to the application. Whether the FIFO memory continued to be filled depends on how recording is configured.

## Information:

The trace mechanism can only be used if the module is connected directly to the CPU, not if it is operated behind a bus controller.

## 4.8.1 Enable recording

Name:

## TraceChannelEnable

The respective channel is enabled for the trace with this register.

Data type	Values
USINT	See the bit structure.

#### Bit structure:

Bit	Description	Value	Information
0	Channel 1	0	Channel disabled
		1	Channel enabled
3	Channel 4	0	Channel disabled
		1	Channel enabled
4 - 7	Reserved	-	

## 4.8.2 Number of values to be recorded

Name:

## TraceSampleDepth

16 kB are available on the module for the trace. The FIFO memory limitation means that a maximum of 8192 analog values can be recorded. This memory is divided up equally among the enabled channels. The actual number of maximum possible recordings therefore depends on the number of channels enabled for trace:

Data type	Value
4 channels enabled:	Up to 2048 recordings per channel
3 channels enabled:	Up to 2730 recordings per channel
2 channels enabled:	Up to 4096 recordings per channel
1 channel enabled:	Up to 8192 recordings

## UINT 2 to 8192

## 4.8.3 Recording priority

Name: ConfigOutput25

The priority of the trace can be increased with this register.

Data type	Value	Function	
USINT	3	Standard	
	6	Trace priority higher than X2X Link communication	

## 4.8.4 Starting a recording

Name:

TraceEnable01

This register starts the recording according to the specifications for edge control or the comparator.

Data type	Values
USINT	See the bit structure.

Bit structure:

Bit	Description	Value	Information
0	TraceEnable01	0	Disables the trace function
		1	Enables the trace function
1 - 7	Reserved	-	

## 4.8.5 Recording status

Name: TraceEnabled TraceWriteActive TraceReadActive ReadyForTrigger TriggerActive TraceOk TraceError

The status of the trace is represented in this register.

Data type	Values
USINT	See the bit structure.

## Bit structure:

Bit	Name	Value	Information
0	TraceEnabled	0	Trace inactive
		1	Trace active
1	Reserved	-	
2	TraceWriteActive	0	Data not recorded
		1	Data recorded
3	TraceReadActive	0	Data not output/read
		1	Data output/read
4	ReadyForTrigger	0	Not ready for triggering
		1	Ready for triggering
5	TriggerActive	0	No trigger active or already executed
		1	Trigger active
6	TraceOk	0	Overflow or inactive
		1	No overflow
7	TraceError	0	No error or inactive
		1	Trace buffer full

## 4.8.6 Free trace buffer

Name: FreeBufferSize

Specifies the available FIFO memory area in bytes for the trace

Data type	Values
UINT	0 to 65,535

## 4.8.7 Counter for trace triggers

Name:

TriggerCount

This register indicates the number of triggers that have occurred since starting the trace.

Data type	Values
UINT	0 to 65,535

## 4.8.8 Counter for faulty recording triggers

Name: TriggerFailCount

Counts the trigger events for which the trace could not be performed.

Data type	Values
UINT	0 to 65,535

## 4.8.9 Comparator for trigger conditions

In order to adapt the trace as closely as possible to the requirements of the application, the trace function can also be controlled using the comparator. Threshold values (hysteresis) can be defined within the permitted range of values to do so. 2 status bits are then generated for each enabled channel:

InRange bit

The InRange status is "1" if the measured value falls within the defined limits.

The InRange status is "0" if the measured value falls outside the defined limits.

Threshold value bit

The threshold value bit is "1" if the measured value exceeds the upper threshold value.

The threshold value bit is "0" if the measured value falls below the lower threshold value.

The InRange and threshold value bits for all channels are grouped together in the lower-value byte of the "CompStateCollection" on page 23 register. In addition, the states of the previous sampling are stored in the higher-value byte.

The 4 status messages of each channel can be linked according to the following logic via a logical connective mask using AND or OR operators and used as a trace trigger:

```
delta = (Current_HysteresisStatus ^ NominalValues)// Difference between current status and preset
cond = delta & Selected_HysteresisStatusBits// Eliminate irrelevant status messages
ccond = Selected_HysteresisStatusBits (Current_HysteresisStatus ^ NominalValues)
if((0==(cond & ~LogicalOperators)) &&
(0!=(~cond & LogicalOperators))) {=> Generate trigger event}
```

Selected\_HysteresisStatusBits Current\_HysteresisStatus Nominal values Logical operators Corresponds to register: "cfgComp\_EnableMask" on page 24 "CompStateCollection" on page 23 "cfgComp\_NominalState" on page 23 "cfgComp\_ConditionTypeMask" on page 24

## 4.8.9.1 Lower limit value for hysteresis

Name: cfgComp\_LowLimitCh01 to cfgComp\_LowLimitCh04

The lower limit value for hysteresis is configured in this register.

Data type	Values
INT	-32768 to 32767

## 4.8.9.2 Upper limit value for hysteresis

Name:

cfgComp\_HighLimitCh01 to cfgComp\_HighLimitCh04

The upper limit value for hysteresis is configured in this register.

Data type	Values
INT	-32768 to 32767

## 4.8.9.3 Hysteresis status of the channels

## Name:

## CompStateCollection

The hysteresis status of the input channels for the current and last cycle are represented in this register.

Data type	Values
UINT	See the bit structure.

#### Bit structure:

Bit	Name	Value	Information
0	Channel01 hysteresis status in the current cycle	0	Lower limit value exceeded
		1	Upper limit value exceeded
1	Channel01 InRange status in the current cycle	0	Value lies outside of range defined by the limit values
		1	Value between lower and upper limit values
6	Channel04 hysteresis status in the current cycle	0	Lower limit value exceeded
		1	Upper limit value exceeded
7	Channel04 InRange status in the current cycle	0	Value lies outside of range defined by the limit values
		1	Value between lower and upper limit values
8	Channel01 hysteresis status in the last cycle	0	Lower limit value exceeded
		1	Upper limit value exceeded
9	Channel01 InRange status in the last cycle	0	Value lies outside of range defined by the limit values
		1	Value between lower and upper limit values
14	Channel04 hysteresis status in the last cycle	0	Lower limit value exceeded
		1	Upper limit value exceeded
15	Channel04 InRange status in the last cycle	0	Value lies outside of range defined by the limit values
		1	Value between lower and upper limit values

## 4.8.9.4 Comparison state of the channels

#### Name:

## cfgComp\_NominalState

The desired comparison state for the hysteresis status is indicated in this register.

Data type	Values
UINT	See the bit structure.

#### Bit structure:

Bit	Name	Value	Information
0	Channel01 hysteresis status in the current cycle	0	Lower limit value exceeded
		1	Upper limit value exceeded
1	Channel01 InRange status in the current cycle	0	Value lies outside of range defined by the limit values
		1	Value between lower and upper limit values
6	Channel04 hysteresis status in the current cycle	0	Lower limit value exceeded
		1	Upper limit value exceeded
7	Channel04 InRange status in the current cycle	0	Value lies outside of range defined by the limit values
		1	Value between lower and upper limit values
8	Channel01 hysteresis status in the last cycle	0	Lower limit value exceeded
		1	Upper limit value exceeded
9	Channel01 InRange status in the last cycle	0	Value lies outside of range defined by the limit values
		1	Value between lower and upper limit values
14	Channel04 hysteresis status in the last cycle	0	Lower limit value exceeded
		1	Upper limit value exceeded
15	Channel04 InRange status in the last cycle	0	Value lies outside of range defined by the limit values
		1	Value between lower and upper limit values

## Information:

This is a "whitelist", i.e. the trace starts as soon as the current status message takes on the state predefined here.

One or more matches will be necessary depending on the selection of the relevant hysteresis status bits and logical connective operators.

## 4.8.9.5 Selecting the relevant hysteresis status bits

Name:

cfgComp\_EnableMask

This register selects which status bits of the hysteresis comparison should be used to generate the trigger.

For more information about using this register, see "Comparator for trigger conditions" on page 22.

Data type	Values
UINT	See the bit structure.

## Bit structure:

Bit	Name	Value	Information
0	Channel01 hysteresis status in the current cycle	0	Do not use
		1	Use for generation
1	Channel01 InRange status in the current cycle	0	Do not use
		1	Use for generation
6	Channel04 hysteresis status in the current cycle	0	Do not use
		1	Use for generation
7	Channel04 InRange status in the current cycle	0	Do not use
		1	Use for generation
8	Channel01 hysteresis status in the last cycle	0	Do not use
		1	Use for generation
9	Channel01 InRange status in the last cycle	0	Do not use
		1	Use for generation
14	Channel04 hysteresis status in the last cycle	0	Do not use
		1	Use for generation
15	Channel04 InRange status in the last cycle	0	Do not use
		1	Use for generation

## 4.8.9.6 Logical connective operators for hysteresis status bits

Name:

## cfgComp\_ConditionTypeMask

The desired state operators with which the respective status bit is linked to others to generate a trigger are selected in this register.

At least one OR operation must be configured, but it does not necessarily have to be located on a channel configured with "1" in the "cfgComp\_EnableMask" on page 24 register.

Data type	Values
USINT	See the bit structure.

## Bit structure:

Bit	Name	Value	Information
0	Channel01 hysteresis status in the current cycle	0	Use AND operation
		1	Use OR operation
1	Channel01 InRange status in the current cycle	0	Use AND operation
		1	Use OR operation
6	Channel04 hysteresis status in the current cycle	0	Use AND operation
		1	Use OR operation
7	Channel04 InRange status in the current cycle	0	Use AND operation
		1	Use OR operation
8	Channel01 hysteresis status in the last cycle	0	Use AND operation
		1	Use OR operation
9	Channel01 InRange status in the last cycle	0	Use AND operation
		1	Use OR operation
14	Channel04 hysteresis status in the last cycle	0	Use AND operation
		1	Use OR operation
15	Channel04 InRange status in the last cycle	0	Use AND operation
		1	Use OR operation

## 4.8.10 Time-offset trace

Additional conditions for shifting the starting and stopping points can be defined if the trace should be chronologically offset to the trigger.

## 4.8.10.1 Starting the trace

Name:

#### TraceTriggerStart

The starting position is defined relative to the configured trigger condition (rising/falling edge) in this register. Positive values mean that the trace takes place x samples after the trigger condition. Negative values mean that the trace takes place x samples before the trigger condition.

The value -32768 performs the trace without regard for the configured trigger condition. If the trace memory is completely full, then the oldest recorded value is overwritten (FIFO principle).

"Trace start" in the I/O configuration or the registers "Trigger condition on falling edge" on page 17 and "Trigger condition on rising edge" on page 17 determine whether a positive, negative or any edge must be triggered.

Data type	Values
INT	-32768 to 32767

## 4.8.10.2 Stopping the trace

Name:

#### TraceTriggerStop

The stopping position is defined relative to the configured trigger condition in this register.

- When configuring an early trigger event, this value refers to the trigger event.
- When configuring a delayed trigger event, this value refers to the starting event.

Data type	Values
UINT	0 to 65,535

## 4.9 Acyclic frame size

Name:

AsynSize

When the stream is used, data is exchanged internally between the module and CPU. For this purpose, a defined amount of acyclic bytes is reserved for this slot.

Increasing the acyclic frame size leads to increased data throughput on this slot.

## Information:

#### This configuration involves a driver setting that cannot be changed during runtime!

- 8 to 28 Acyclic frame size in bytes. Default = 24	Data type	Value	Information
	-	8 to 28	Acyclic frame size in bytes. Default = 24

## 4.10 Minimum cycle time

The minimum cycle time specifies how far the bus cycle can be reduced without communication errors occurring. It is important to note that very fast cycles reduce the idle time available for handling monitoring, diagnostics and acyclic commands.

	Minimum cycle time
Standard priority	200 µs
High priority with	300 µs
trace function	

## 4.11 Minimum I/O update time

There is no limitation or dependency on the bus cycle time.

The I/O update time is defined using the "Sampling time" register. The fastest possible sampling time depends on the number of channels to be converted and the configuration.